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A dual mode device behaving either as a field-effect transistor or a single electron transistor (SET) has
been fabricated using silicon-on-insulator metal oxide semiconductor technology. Depending on the back gate
polarisation, an electron island is accumulated under the front gate of the device (SET regime), or a field-
effect transistor is obtained by pinching off a bottom channel with a negative front gate voltage. The gradual
transition between these two cases is observed. This dual function uses both vertical and horizontal tunable
potential gradients in non-overlapped silicon-on-insulator channel.
FIG. 1. a) Transmission electron microscope (TEM) image of
a device showing the front gate (length Lg = 29 nm), channel
(thickness TSi = 12nm) and buried oxide (BOX). The gate
oxide thickness is 5 nm. b) TEM image on a larger scale
showing the various voltages applied during measurement, in
particular the back gate substrate voltage (Vbg) applied across
the BOX (150 nm thick).
Owing to its superior control of short channel effect
together with a negligible dopant-induced variability1,
fully-depleted silicon-on-insulator (FD-SOI) is nowadays
considered as a consistent solution for future low power
applications2. One of the key challenge for FD-SOI is
to design low access resistances. On the other hand sin-
gle electron transistors (SETs) require access resistances
of the order of the quantum unit (25.8 kΩ) to exhibit
Coulomb Blockade Oscillations (CBO)3,4. Hence these
two devices have so far been designed separately, al-
though a simple modification of the Source/Drain archi-
tecture enables to get SET operation at low tempera-
ture with a metal-oxide-semiconductor field-effect tran-
sistor (MOS-FET) structure5. Silicon SETs greatly ben-
efit from the mature silicon technologies: recently scaling
below the 5 nm range allowed room temperature oper-
ation6. Coupled SET-FET circuits have been studied
for multi-valued logic applications7, realized with silicon
technologies8 or integrating CMOS devices9. Neverthe-
less a CMOS FD-SOI facility has never been used to re-
alize such hybrid circuits, though it is an excellent tool
to benchmark these concepts. Here we report on the use
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of the substrate back gate to switch between FET and
SET behaviour within the same device, fabricated in a
CMOS facility.
We have fabricated n-MOSFETs adapted from FD-
SOI technology (see Fig.1). The SOI layer is etched to
pattern the active area above the 150nm thick buried
oxide (BOX). Silicon is then oxidised (5 nm) and poly-
crystalline silicon is deposited, resulting in a conventional
gate stack. After gate etching, the source and drain mod-
ule is designed. For that purpose silicon nitride spac-
ers are formed on both sides of the gate, epitaxy is per-
formed to raise the source and drain, and finally arsenic
is implanted, leading to a typical concentration above
1020 cm−3. The resulting junction profile is such that the
device is non-overlapped: the undoped region below the
spacers—acting as a potential barrier for electrons—is
responsible for the SET behaviour described hereafter5.
The silicon substrate below the BOX is used as a back
gate. This low-doped substrate used in industrial CMOS
processes is not suitable for changing the voltage at low
temperature: trying to change the back gate voltage leads
to very slow relaxations, of the order of days, making
experiments impossible. Shining light directly over the
sample with a red LED thermally anchored at 4.2K and
an optical fiber to transmit the light down to lower tem-
perature stages, the substrate reacts much faster, making
substrate polarisation studies possible. The experimen-
tal procedure we followed here consists in shining light
during only a few seconds after each change of the back
gate voltage value.
In this paper we show the data for two devices, how-
ever many samples have been produced and show the
same behaviour. Fig. 1a shows a transmission electron
micrograph of a device similar to the samples we mea-
sured.
The first sample has a channel thickness TSi = 8nm,
an active width W = 40nm and a gate length Lg =
70nm. Considering the small TSi and the relatively long
Lg this sample is designed to have good sub-threshold
electrostatic control by the gate. Its electrical charac-
teristics at 300K are shown in Fig. 2a in linear and
logarithmic scales. It exhibits a sub-threshold slope of
70mV/decade (measured with Vd = 1mV) which is at
the state-of-the-art for an oxide thickness of 5 nm, close
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FIG. 2. a) Sample 1. Drain-source conductance G versus
front gate voltage Vg at 300K for various Vbg, ranging from 0
(bottom) to 39V (top). b) Evolution of the threshold voltage
Vt with Vbg. The sub-threshold swing of 70mV/decade is
nearly independent of Vbg. c) Drain-source conductance at
Vg = Vt+1.6V, i.e. corrected for the shift of Vt. Note that it
increases significantly with Vbg.
to the theoretical limit for thermally activated transport
kBT
e
ln(10) (60mV/decade at 300K).
For such an non-overlapped geometry moderate on-
current level is expected due to the extra access resis-
tance to the channel. Fig. 2c shows the variation of the
conductance (in the linear regime) at Vg = 1.6V above
the threshold voltage. Using a positive back gate voltage
Vbg, we increase by 20% the normalized value of the on-
current, reaching 0.4mA/µm (Vbg = 39V and the source-
drain bias Vd = 1V, not shown). This is a high value for
an etched Si-nanowire. Fig. 2a shows that this gain is
obtained without degrading the sub-threshold slope. In-
creasing Vbg leads to a decrease of the threshold voltage
(Vt), plotted in Fig. 2b. From the slope dVbg/dVt we
can obtain the ratio of the effective front gate and back
gate capacitances10. We found a ratio of 40 which is
not far from a crude estimation with planar capacitors:
|dVbg/dVt| ≈ TBOX/Tox = 30. The deviation from this
model can be explained using a more realistic 3D model
of capacitances. For practical applications much thinner
BOX should be used to lower the applied Vbg.
At low temperature the non-overlapped geometry of
our FET turns it into a SET without using the back
gate, as reported before5,11. Here we investigate how
the device is modified by increasing the substrate volt-
age at T = 1K. Source-drain conductance is shown on
Fig. 3 for increasing Vbg. For each Vbg , the Vg range
is chosen to see the onset of current through the de-
vice. A clear SET regime is found at Vbg = 0V ; the
observed CBO are regularly spaced with a period of
∆Vg = 4.5mV that corresponds to a gate capacitance
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FIG. 3. a) Sample 1. G versus Vg (Vd = 100µV ) at
1K for Vbg = 0, 12, 15, 18, 39 V (from top to bottom). The
curves have been shifted horizontally to show the onset of
current (Voffset = 400,−30,−210,−300,−890mV resp.). At
Vbg = 0V and 12V regular CBO are observed. At Vbg = 39V
only very few aperiodic and broad features are observed at-
tributed to residual single impurity effects. The crossover
does not depend on the absolute value of the conductance G
but on Vbg only. b) Schematic picture of the device in the
SET regime (top) and in the FET regime (bottom). The dot-
ted areas correspond to high doping region acting as source
drain reservoirs at low temperature. An electron gas (green)
is either induced by the front gate (SET regime) or by the
back gate (FET regime).
Cg =
e
∆Vg
≃ 35 aF (consistent with the 27 aF given by
a planar capacitor model) and the value of conductance
for each oscillation does not change significantly through-
out the Vg range. This SET regime is well described by
the orthodox theory of Coulomb blockade because the
island contains a large number of electrons at the on-
set of current. It is useful to note that the flat band
condition is reached at Vbg ≃ Vg ≃ 0 in our devices
at T = 0, we can therefor estimate that around one
hundred electrons are present in the SET on Fig. 3 at
Vbg = 0. The situation changes gradually when increas-
ing Vbg ; the spacing between Coulomb peaks becomes
larger and irregular, which characterizes a SET with a
much lower density of electrons. The Coulomb island is
progressively fragmented into low electron density flakes
down to a Coulomb glass regime12. The electron island
is well defined at Vbg = 0V because the electron gas ex-
periences sharp gradient of potential at the top of the
Si-wire, induced by Vg. On the contrary these gradients
are smoother near the BOX interface, at a positive back
3gate voltages, leading to several electron flakes. There-
fore the sharp transition between high electron density
regions and potential barrier—which is necessary for or-
thodox SET—is progressively lost at large Vbg . Finally,
for Vbg = 39V, an electron gas is located at the buried
interface and pinched off by a negative front gate voltage,
leading to a FET characteristic. The observed bumps be-
low the threshold are due to remaining disorder affecting
the smooth parabolic potential of the pinch-off region.
The second sample is designed with a reduced Lg of
30 nm. The slightly thicker TSi is now 12 nm and W is
unchanged. We aim to see the effect of scaling down Lg
both on the SET and the FET.
Fig. 4a shows the characteristic of sample 2 at 4.2K
and Vbg = 0V. Regular CBO appear due to the non-
overlapped geometry but the measured period ∆Vg =
21mV± 6mV which corresponds to a capacitance Cg =
e/∆Vg ≃ 8 aF is larger by a factor 4 as compared to sam-
ple 1. This is mainly a consequence of the smaller gate
length, that is the smaller gate-channel overlap capaci-
tance. In sample 2 the first few electrons in the island
are detected (at Vg >∼ 0). This is due to the larger tun-
nel coupling to source and drain at larger TSi. The low
density limit explains the fluctuations of ∆Vg through
quantum capacitance effects.
By applying Vbg = +20V (red line in Fig. 4b) an ex-
cellent FET regime is now observed, with both a very
steep current rise, and a good on-conductance. We have
not significantly improved the on-current level as com-
pared to sample 1 because the on-current level is lim-
ited by the access resistance. The sub-threshold swing
at T = 4.2K is excellent, reaching 8mV/decade. Com-
pared to sample 1 less bumps of conductance are ob-
served near the threshold, indicating that the pinch-off
potential is steeper (smaller gate length) and less sensi-
tive to the disordered potential. The sub-threshold swing
is nevertheless larger than the best theoretical limit at
T = 4.2K which is 0.85mV/decade. We attribute the
observed swing to the thermal activation with a lever
arm parameter α = δφ/δVg ≃ 0.1 (φ is the potential at
the electron gas location). At Vbg = 0V from the anal-
ysis of the CBO we have measured α ≃ 0.3 when the
electron gas is located near the top interface. The lower
α value found in the FET regime is consistent with the
fact that the electron gas has been pushed towards the
BOX interface.
For comparison the FET characteristic at 300K and
Vbg = 0V is shown on the same plot. It exhibits a
sub-threshold swing of 112mV/decade, as a result of its
short channel and relatively thicker TSi. The maximum
transconductance at 4.2K is 30µS (not shown), which
makes this FET a good candidate to design an amplifier
at cryogenic temperature 13.
In conclusion, we report here the fabrication of a device
acting either as a SET or a FET depending only on sub-
strate voltage. The CMOS fabrication process enables
large scale integration. We showed that scaling down the
gate length both decreases the size of the SET down to
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FIG. 4. a) Sample 2. Coulomb blockade oscillations in the
source-drain conductance G versus gate voltage at zero back
gate voltage. b) In red, the characteristic of the same device
at Vbg=+20V. The Coulomb oscillations are replaced by a
typical field-effect curve showing an excellent sub-threshold
slope of 8mV/decade. For comparison the characteristic at
300K and Vbg=0V is also shown.
the few electrons limit and improves the FET caracteris-
tic at T = 4.2K. This work opens up the opportunity to
design hybrid circuits with SET and FET devices using
a local back gate. Such circuits are well adapted to low
power applications for which they will not suffer from the
relatively high access resistance of the FETs due to the
non-overlapped geometry.
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